Clik here to view.
3 Reasons Why Verification Engineers should use Python instead of Perl
b'After many years of writing design verification automation scripts in Perl, we at Arrow Devices made a conscious decision to shift to Python, lock, stock and barrel. Scripting in Perl has multiple...
View ArticleClik here to view.
9 interface protocol cheat-sheets to make your Design/Verif/Debug tasks easy!
b'This Christmas & New Year season, we present you with a few cheat-sheets that can help you design, verify and debug FASTER! This gift is SHARABLE! Please FORWARD and SHARE on LinkedIn with...
View ArticleClik here to view.
Is it possible to develop high-performance EDA tools in Python?
b'With every generation, chips have become more complex and transistor counts have increased exponentially (according to the famous Moore’s Law). This exponential growth in complexity and size has led...
View ArticleClik here to view.
Debugging AXI3: Waveform vs Protocol Analyzer
b'We have all debugged SOC and IP level issues using signal level waveforms. Its a tedious and laborious process. Are there any ways in whic that can make design debug easier? Wouldn't it be great if I...
View ArticleClik here to view.
Debugging USB3: Waveform vs Protocol Analyzer
b'We have all debugged SOC and IP level issues using signal level waveforms. Its a tedious and laborious process. Are there any ways that can make design debug easier? Wouldn't it be great if I could...
View ArticleClik here to view.
How to do a Protocol level Diff/Compare
b'Ok, so I ran my regression tests after making a few minor RTL changes and guess what?! Some tests failed! They were passing and now they fail! Aargh! Wish I had a quick way to compare the passing and...
View ArticleClik here to view.
Debugging PCIe: Using a Simulation Protocol Analyzer for faster debug!
b'We have all debugged SOC and IP level issues using signal level waveforms. Its a tedious and laborious process. Are there any ways that can make design debug easier? Wouldn't it be great if I could...
View ArticleReduce SOC debug task effort by 95%, go home at 5pm!
We did a quick comparison study of how long it took us to perform typical debug tasks; first, using just a waveform viewer and then, using our PDA protocol analysis tool along with a waveform viewer....
View ArticleClik here to view.
Debugging CSI-2: Waveform + Protocol Analyzer = Happiness!
b'We have all debugged SOC and IP level issues using signal level waveforms. Its a tedious and laborious process. Are there any ways that can make design debug easier? Wouldn't it be great if I could...
View ArticleClik here to view.
Debugging I2C: Waveform + Protocol Analyzer = Easier Debug!
b'We have all debugged SOC and IP level issues using signal level waveforms. Its a tedious and laborious process. Are there any ways that can make design debug easier? Wouldn't it be great if I could...
View ArticleClik here to view.
Top 9 Design Verification Blogs: Trends, Technologies and Tools
b'This week, we analyzed the web statistics of the blog section of our website to identify our most popular 9 blogs. Some of our top blogs discuss industry trends and insights and others dive deep into...
View Article